summaryrefslogtreecommitdiffstats
path: root/dma/nwl.h
diff options
context:
space:
mode:
authorSuren A. Chilingaryan <csa@dside.dyndns.org>2011-07-12 16:35:24 +0200
committerSuren A. Chilingaryan <csa@dside.dyndns.org>2011-07-12 16:35:24 +0200
commite455f83ca2e4ee7c39837309a422732167994cbf (patch)
tree0411940c804b8abf33a2bbaa2c2294c9b77d4bb6 /dma/nwl.h
parent6c922712fd8ee7e75a1b45c4980be22d36d0d1d9 (diff)
downloadpcitool-e455f83ca2e4ee7c39837309a422732167994cbf.tar.gz
pcitool-e455f83ca2e4ee7c39837309a422732167994cbf.tar.bz2
pcitool-e455f83ca2e4ee7c39837309a422732167994cbf.tar.xz
pcitool-e455f83ca2e4ee7c39837309a422732167994cbf.zip
Separate NWL loopback code, provide DMA start/stop interfaces
Diffstat (limited to 'dma/nwl.h')
-rw-r--r--dma/nwl.h6
1 files changed, 4 insertions, 2 deletions
diff --git a/dma/nwl.h b/dma/nwl.h
index 481dca4..6d86e86 100644
--- a/dma/nwl.h
+++ b/dma/nwl.h
@@ -19,6 +19,7 @@ typedef struct pcilib_nwl_engine_description_s pcilib_nwl_engine_description_t;
#include "nwl_irq.h"
#include "nwl_register.h"
#include "nwl_engine.h"
+#include "nwl_loopback.h"
#define nwl_read_register(var, ctx, base, reg) pcilib_datacpy(&var, base + reg, 4, 1, ctx->dma_bank->raw_endianess)
#define nwl_write_register(var, ctx, base, reg) pcilib_datacpy(base + reg, &var, 4, 1, ctx->dma_bank->raw_endianess)
@@ -44,11 +45,12 @@ struct nwl_dma_s {
pcilib_register_bank_description_t *dma_bank;
char *base_addr;
- int irq_init; /**< indicates that IRQ subsystem is initialized (detecting which types should be preserverd) */
pcilib_irq_type_t irq_enabled; /**< indicates that IRQs are enabled */
pcilib_irq_type_t irq_preserve; /**< indicates that IRQs should not be disabled during clean-up */
int started; /**< indicates that DMA subsystem is initialized and DMA engine can start */
-
+ int irq_started; /**< indicates that IRQ subsystem is initialized (detecting which types should be preserverd) */
+ int loopback_started; /**< indicates that benchmarking subsystem is initialized */
+
pcilib_dma_engine_t n_engines;
pcilib_nwl_engine_description_t engines[PCILIB_MAX_DMA_ENGINES + 1];
};