summaryrefslogtreecommitdiffstats
path: root/default.c
diff options
context:
space:
mode:
authorSuren A. Chilingaryan <csa@dside.dyndns.org>2011-03-09 16:55:27 +0100
committerSuren A. Chilingaryan <csa@dside.dyndns.org>2011-03-09 16:55:27 +0100
commita008b10d8488ef905a43de00ee5c8efd03b03ed6 (patch)
tree1d4330f9cbb72f641b197a445863a9012581e405 /default.c
parentb0596cb0f01f885153abffaecfa248920cb8658b (diff)
downloadipecamera-a008b10d8488ef905a43de00ee5c8efd03b03ed6.tar.gz
ipecamera-a008b10d8488ef905a43de00ee5c8efd03b03ed6.tar.bz2
ipecamera-a008b10d8488ef905a43de00ee5c8efd03b03ed6.tar.xz
ipecamera-a008b10d8488ef905a43de00ee5c8efd03b03ed6.zip
Support for FPGA registers
Diffstat (limited to 'default.c')
-rw-r--r--default.c39
1 files changed, 39 insertions, 0 deletions
diff --git a/default.c b/default.c
new file mode 100644
index 0000000..d03858f
--- /dev/null
+++ b/default.c
@@ -0,0 +1,39 @@
+#include <sys/time.h>
+#include <arpa/inet.h>
+#include <assert.h>
+
+#include "tools.h"
+#include "default.h"
+#include "error.h"
+
+#define BIT_MASK(bits) ((1l << (bits)) - 1)
+
+#define default_datacpy(dst, src, access, bank) pcilib_datacpy(dst, src, access, 1, bank->raw_endianess)
+
+int pcilib_default_read(pcilib_t *ctx, pcilib_register_bank_description_t *bank, pcilib_register_addr_t addr, uint8_t bits, pcilib_register_value_t *value) {
+ int err;
+
+ char *ptr;
+ pcilib_register_value_t val = 0;
+ int access = bank->access / 8;
+
+ ptr = pcilib_resolve_register_address(ctx, bank->read_addr + addr * access);
+ default_datacpy(&val, ptr, access, bank);
+
+ *value = val&BIT_MASK(bits);
+
+ return 0;
+}
+
+
+int pcilib_default_write(pcilib_t *ctx, pcilib_register_bank_description_t *bank, pcilib_register_addr_t addr, uint8_t bits, pcilib_register_value_t value) {
+ int err;
+
+ char *ptr;
+ int access = bank->access / 8;
+
+ ptr = pcilib_resolve_register_address(ctx, bank->write_addr + addr * access);
+ default_datacpy(ptr, &value, access, bank);
+
+ return 0;
+}