summaryrefslogtreecommitdiffstats
path: root/dma
Commit message (Collapse)AuthorAgeFilesLines
...
* Do not try to verify write-only registersSuren A. Chilingaryan2011-07-171-1/+1
|
* Few more fixesSuren A. Chilingaryan2011-07-173-8/+21
|
* Correctly detect the tail pointer of C2S ringSuren A. Chilingaryan2011-07-174-34/+19
|
* Stop only started enginesSuren A. Chilingaryan2011-07-171-3/+18
|
* Handle correctly reference counting in the driverSuren A. Chilingaryan2011-07-172-11/+13
|
* Few fixesSuren A. Chilingaryan2011-07-172-6/+15
|
* Implement DMA access synchronization for NWL implementationSuren A. Chilingaryan2011-07-175-87/+204
|
* Implement DMA access synchronization in the driverSuren A. Chilingaryan2011-07-162-3/+6
|
* First iteration of work to preserve DMA state between executionsSuren A. Chilingaryan2011-07-146-201/+228
|
* Support modifications of DMA engine and allow DMA customizations by Event engineSuren A. Chilingaryan2011-07-145-89/+89
|
* Few fixesSuren A. Chilingaryan2011-07-122-7/+18
|
* Separate NWL loopback code, provide DMA start/stop interfacesSuren A. Chilingaryan2011-07-128-77/+136
|
* Another reorganization of NWL sourcesSuren A. Chilingaryan2011-07-126-285/+301
|
* Provide IRQ enable/disable callSuren A. Chilingaryan2011-07-125-18/+121
|
* Suppport DMA modes in console application (not functional yet)Suren A. Chilingaryan2011-07-124-12/+17
|
* Few fixesSuren A. Chilingaryan2011-07-121-5/+21
|
* Fix compilation issuesSuren A. Chilingaryan2011-07-111-5/+5
|
* Reorganization of NWL engine, step 1Suren A. Chilingaryan2011-07-114-128/+171
|
* Wait for the completion of DMA operations during writesSuren A. Chilingaryan2011-07-113-321/+335
|
* IRQ support in NWL DMA engineSuren A. Chilingaryan2011-07-117-129/+244
|
* Support dynamic registers, support register offsets and multiregisters ↵Suren A. Chilingaryan2011-07-092-8/+161
| | | | (bitmasks), list NWL DMA registers
* Add some check to verify if NWL DMA engine have been successfully initializedSuren A. Chilingaryan2011-07-081-5/+3
|
* Support alignments in kmem allocationSuren A. Chilingaryan2011-07-061-1/+1
|
* A bit of renamingSuren A. Chilingaryan2011-07-062-12/+12
|
* Define addresses of NWL enginesroot2011-07-041-1/+3
|
* North West Logick DMA implementationroot2011-07-043-104/+711
|
* DMA engine initialization and basic intrastructure for DMA read/writeroot2011-06-182-1/+102
|
* Enumerate DMA enginesroot2011-06-172-0/+208